**FIGURE 1**




FIGURE 2

0.18um LV XPM FPGA CELL OPERATION


		VBL	VBLR	VWL			PROGRAM	301
PROGRAM	SC/SR	8	3.3	0			YES	303
	SC/UR	8	3.3	3.3			NO	305
	UC/SR	0	0	0			NO	307
	UC/UR	0	0	3.3			NO	
							SENSE CURRENT	309
READ	SC/SR	1.8 - 3.3	1.8	0			YES	311
	SC/UR	1.8 - 3.3	1.8	1.8			NO	313
	UC/SR	0	0	0			NO	315
	UC/UR	0	0	1.8			NO	
								317
OPERATION		1.8	0 - 0.8	0				

**FIGURE 3**

0.18um IO XPM FPGA CELL OPERATION

		VBL	VBR	VWL			PROGRAM	401
PROGRAM	SC/SR	8	3.3	0			YES	403
	SC/UR	8	3.3	3.3			NO	405
	UC/SR	0	0	0			NO	407
	UC/UR	0	0	3.3			NO	
							SENSE CURRENT	409
READ	SC/SR	3.3	3.3	0			YES	411
	SC/UR	3.3	3.3	3.3			NO	413
	UC/SR	0	0	0			NO	415
	UC/UR	0	0	3.3			NO	
								417
OPERATION		3.3	0.3 - 0.8	0			YES	

**FIGURE 4**




**FIGURE 5**

DYNAMIC XPM FPGA CELL OPERATION

		VBW	VBP	VWL(1)	VWL(0)
WRITE OR REFRESHING BY COLUMNS	SC	$V_{CC}$	0	$V_{CC}$	0
	UC	0	0	$V_{CC}$	0

\*SC-SELECTED COLUMN; UC-UNSELECTED COLUMN

**FIGURE 6**

**FIGURE 7**




FIGURE 8




FIGURE 9





FIGURE 10





**FIGURE 11**